



10/820181

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
Patent Application Transmittal

Assistant Commissioner for Patents  
Washington, D.C. 20231  
Sir:

EN995139

Transmitted herewith for filing is the **Patent Application of:**

Inventor: George William Wilhelm, Jr.

For: STATIONARY QUEUE FOR SCARCE RESOURCE MANAGEMENT

Enclosed are

- ☒ 3 sheets of drawings. (INFORMAL)
- ☒ An assignment of the invention to International Business Machines Corporation, Armonk, New York 10504,
- ☐ A certified copy of a \_\_\_\_\_ application.
- ☒ Declaration and Power of Attorney
- ☐ Associate Power of Attorney
- ☒ Information Disclosure Statement with PTO-1449 and copies of cited references.

The filing fee has been calculated as shown below: (Col. 1) (Col.2)

Other Than Small Entity

For:	No. Filed	No. Extra
Basic Fee	////////////////////	
Total Claims	8 - 20 =	0
Independent Claims	7 - 3 =	4
<input type="checkbox"/> Multiple Dependent Claim Presented		

Rate	Fee
////////////////////	\$ 770.00
x \$ 22.00 =	\$ 0
x \$ 80.00 =	\$ 320.00
x \$260.00 =	\$ 0
Subtotal	\$
x \$130.00 =	\$ 0
Total	\$ 1,090.00

- ☒ Please charge Deposit Account No. **09-0457** in the amount of \$ **1,090.00**. A duplicate copy of this sheet is enclosed.
- ☒ The commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. **09-0457**. A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 C.F.R. Sect. 1.16.
- ☒ Any patent application processing fees under 37 C.F.R. Sect. 1.17.

EXPRESS MAIL CERTIFICATE	
Express Mail Label No. <b>EM 286745525</b>	Date: <b>3/14/97</b>
I hereby certify that I am depositing the enclosed or attached paper with the U.S. Postal Service "Express Mail Post Office to Addressee" service on the above date, addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.	
Name of person mailing paper: <b>Georgia Y. Brundage</b>	
Date: <b>3-14-97</b>	Signature: <i>Georgia Y. Brundage</i>

Respectfully submitted,

By *Shelley M Beckstrand* Date **3-10-97**  
From: Shelley M Beckstrand, P.C.  
Attorney at Law  
314 Main Street  
Owego, NY 13827  
Telephone: (607) 687-9913  
Fax: (607) 687-7848

a:formal1.lwp



## STATIONARY QUEUE FOR SCARCE RESOURCE MANAGEMENT

### Background of the Invention

#### Technical Field of the Invention

5 This invention relates to a method and system for managing shared resources, and more particularly to a stationary queue for managing access to scarce or serially reusable resources by multiple process threads.

#### Background Art

10 Hardware device drivers that support multi-tasking operating systems must cope with the challenge of managing simultaneous access to scarce or serially re-useable resources by multiple program entities, also referred to as process threads.

15 When a thread requests access to a resource that is unavailable, and outright rejection of the request is not allowed, the thread must be suspended until the resource becomes available (is freed by whatever other process is currently using it). Fairness is usually important. That is, requests for the resource should be honored in the order  
20 in which they were received.

Solutions to this problem are plentiful, but involve manipulating data structures such as first in first out

03201810349  
264760 T0280

(FIFOs) buffers or linked lists for managing the queuing of requests and honoring them in the order in which they occur. Such approaches are often unnecessarily complex or wasteful of either CPU cycles or memory (or both) for certain classes of this problem.

Thus, the problem of resource management has typically been solved in one of two ways: (1) free-for-all waking of any and all threads waiting for the scarce resource; or, (2) maintaining a queue structure, typically in the form of a linked list or a FIFO, to enforce order and to enable waking one thread at a time.

If multiple threads are all awakened when a single resource instance becomes available, then only one thread will be satisfied and the others will have to go to sleep (wait) again. This causes excessive churn on the system's process (or thread) run queue. Further, the free-for-all waking of all threads at once does nothing to enforce "fairness". There is, consequently, a need in the art for a method and system which is more efficiently uses system CPU resources.

In order to maintain any form of linked list structure (the classical method of queuing objects of any sort) or a first in first out (FIFO) buffer, ancillary structures must be consulted or additional memory references made in order to create the wake-up ID for the next thread in line. This requires both resources and time. There is, consequently, a need in the art for a method and system which are far faster and use less memory.

It is an object of the invention to efficiently share a scarce resource among multiple program entities (threads), and to do so with minimal CPU usage and negligible memory overhead.

5           It is a further object of the invention to wake waiting threads, one at time, in the exact order in which they began waiting for the resource, while minimizing system churn and guaranteeing fairness.

10           It is a further object of the invention to manage such resources by maintaining two counters, wherein the counters themselves not only indicate the presence (and number) of waiting threads, but contain all information necessary to wake the threads in order, one at a time.

#### Summary of the Invention

15           In accordance with the invention, a system and method are provided for managing simultaneous access to scarce or serially re-usable resources by multiple process threads comprising a stationary queue.

20           In accordance with the method of the invention, a sleep code routine generates a unique block identifier when a process thread temporarily cannot gain access to the resource and must be suspended; and a wakeup code routine generates a unique run identifier when a next thread in line is reanimated and granted access to the resource.

In accordance with the system of the invention, a wait counter is provided for counting the cumulative number of threads that have been temporarily denied the resource; a satisfied counter is provided for counting the cumulative number of threads that have been denied access and subsequently granted access to said resource; a sleep code routine is responsive to the wait counter for generating a run identifier; and a wakeup code routine is responsive to the satisfied counter for generating the run identifier.

Other features and advantages of this invention will become apparent from the following detailed description of the presently preferred embodiment of the invention, taken in conjunction with the accompanying drawings.

### Brief Description of the Drawings

Figure 1 illustrates the programming structures for implementing the system and method of the invention.

Figure 2 is a flow diagram representation of the pseudo code statement of the method of the invention of Tables 1 and 2.

Figure 3 is a flow diagram showing the program structure of Tables 3-8 implementing the system and method of the invention.

## Best Mode for Carrying Out the Invention

In accordance with this invention, the solution to this scarce resource management problem produces the same result as a queue or FIFO, but there is no memory actually  
5 associated with the queue or FIFO structure. No data or identifiers are moved into or out of this queue, hence the term 'stationary'. Only the read and write pointers of the queue need be maintained since the data that would  
10 ordinarily be stored in the queue is impliedly the counter, or pointer, values themselves.

Referring to Figure 1, to solve this problem in an efficient manner requires two brief sections of code:

### 1) Sleep code 120

This routine generates a unique 'Block ID' 122 when a  
15 process thread 104 temporarily cannot gain access to a scarce or serially reusable resource and must be suspended.

### 2) Wakeup code 130

This routine generates Run IDs 132 in the same order as the Block Ids 122 so that, when the contested resource becomes  
20 available, the next thread 102 in line is reanimated and granted access to the resource.

Multi-tasking operating systems provide system calls to perform the sleep and wakeup operations. A block command puts a thread to sleep with a unique identifier which may be

used to awaken the thread. For example, in the IBM OS/2 operating system, device drivers, or system calls, DevHlp\_ProcBlock and DevHlp\_ProcRun, respectively, have the capability of choosing block and run identifiers.

5           In addition to the code fragments 120, 130, two companion counter variables 110, 112 are required as defined below. These counters may be any length (8-bit, 16-bit, etc.) large enough to accommodate the maximum number of outstanding queued requests for the resource in question,  
10           and they must be the same length.

1)    number\_forced\_to\_wait (NFW) 112

This counter 112 is a cumulative counter of the number of threads that have been temporarily denied the resource. The initial value of this counter is zero (0). It is  
15       incremented whenever a thread 102 is denied access to the resource and is forced to wait or sleep until it becomes available. When this counter is incremented past its maximum value, it rolls over to zero.

2)    number\_satisfied (NSC) 110

20       This counter 110 is a cumulative counter of the number of threads 102 that have been first forced to wait and have been subsequently satisfied in their demand to access the scarce resource. The initial value of this counter is zero (0). Whenever a thread exits the head of the line 100 and  
25       is granted access to the resource, NSC counter 110 is

incremented. When NSC counter 110 is incremented past its maximum value, it rolls over to zero.

Whenever the number\_forced\_to\_wait (NFW) counter 112 is exactly equal to the number\_satisfied (NSC) 110 counter, then there are no threads 100 waiting for the resource, and no wakeup calls must be made. However, when these counters 110, 112 are not equal, then there are threads 102, 104 waiting in the stationary queue 110, 112, 114 for access to the scarce resource, and a wakeup call must be issued whenever a resource becomes available. The queuing (sleeping) and dequeuing (awakening) operations are depicted in the following sections.

In both sections (below), reference is made to creating a Block ID 122 or Run ID 132 using one of the two stationary queue counters 110, 112. This refers to creating a number of the proper length for use by the Sleep (Block) function 120 or Wakeup (Run) function 130 for the target operating system. For example, in the OS/2 operating system, Block/Run Ids 122, 132 are 32 bit values. Further, they must be distinct from those used for other purposes of the same device driver or by other device drivers in the system. To accomplish the latter requirement, OS/2 device drivers typically use their own code or data addresses as the base 114 for forming a Block/Run ID 122, 132. Thus, in the program flows below, 'Create a Block ID' refers to the process of adding the appropriate counter's 110, 112 value to a given base number 114, the selection of which is not germane to this invention.



Referring to Figure 2, the procedure for adding a thread 102 to the stationary queue is set forth in Table 1, and the procedure for removing a thread 104 from the stationary queue is set forth in Table 2. In step 140,  
5 number\_forced\_to\_wait counter (NFW) 112 and number\_satisfied counter (NSC) 110 are initialized to zero. Upon receiving a request for a resource in step 142, in step 144 the determination is made if the resource is available. If the resource is not available, in step 146 a block ID 122 is  
10 created using NFW 112, NFW 112 is incremented in step 148, and the thread is blocked in step 150 to await a wake-up call at step 162, in which the run ID 132 is equal to the block ID with which it was put to sleep in step 150.

If, in step 144, it is determined that the requested  
15 resource is available, in step 145 the thread uses the resource and, when finished, in step 152 returns the resource. In step 154 it is determined whether or not NFW counter 112 equals NSC counter 110. If they are equal, there are no threads waiting on the resource, and processing  
20 returns to step 142 to await a request from a thread for the resource. If they are not equal, there is a waiting thread. In step 156, run ID 132 is created using the value of NSC 110 counter, which will then be incremented in step 158. In step 160, the thread identified by run ID 132 is awakened  
25 and made ready to run by the operating system. In step 162, that thread awakens, and in step 145, uses the resource.

Referring to Figure 3 in connection with Tables 3-8, a more detailed description of a preferred embodiment of the invention is set forth.



-----  
Table 3: Component Header  
-----

5    /  
     \* COMPONENT NAME:  statq.c  
     \*  
     \*     DESCRIPTION:  Generic function for implementing a  
     \*     delicatessen-style queuing mechanism - lightweight and  
     \*     fast.  
10    \*  
     \*     REFERENCES:  Physical Device Driver Reference for OS/2  
     \*     (S10G-6266-01)  
     \*  
     \*     FUNCTIONS:  InitStationaryQueue()  
15    \*     InitAllStationaryQueues()  
     \*     NowServing()  
     \*     GetInLine()  
     \*  
     \*  
20    \* ORIGINS:  
     \*  
     \*     (C) COPYRIGHT International Business Machines Corp., 1995  
     \*     All Rights Reserved  
     \*     Licensed Materials - Property of IBM  
25    \*  
     \*/  
-----

-----  
**Table 4: Include/Import/Local Macros**  
 -----

```

5  /*
   * This structure defines a "stationary queue".
   * This queue is a lightweight, delicatessen-style, serialization
   * mechanism that enforces orderly access to a scarce resource.
   * Threads requesting access to a resource "take a number".
   * As their numbers are called, the threads are awakened.
10  * The base value of the queue is a unique virtual address in
   * our data storage.
   * Multiple queues must have unique base values separated by at
   * least the queue size (which is 256).
   * The queue can hold at most 255 customers. No checking is
15  * performed to enforce this in this embodiment.
   */

struct STATIONARY_Q {
    ULONG base;          /* base value for forming Block/Run Ids      */
    UCHAR next;          /* aka number_satisfied_counter, or NSC      */
20  UCHAR last;          /* aka number_forced_to_wait counter, or NFW */
};

/*
 * IMPORTED FUNCTIONS/DATA:
 */
25 extern struct ACB;
#ifdef _AIX
/*
 * LOCAL MACROS:
 */
30 #define QUEUE_SIZE 256 /* default max size */
#define STATIONARY_Q_BASE ((ULONG)((char far *) &acb))
/* arbitrary q base guaranteed to be
   in our data seq */

```

-----  
 Table 5: InitStationaryQueue()  
 -----

```

5  /*
   *   InitStationaryQueue()
   *
   *   This function initializes a single stationary queue
   *   structure.
   *   If the given base is non-zero, it is used.
10  *   Otherwise, the base used is the virtual address of the ACB
   *   structure.
   *   The base used is incremented by the QUEUE_SIZE and returned
   *   to the caller for use on subsequent calls.
   *   It is anticipated that this routine will be called multiple
15  *   times to initialize multiple queues (the design assumption
   *   here is that a queue of size 256 suffices).
   */

ULONG
M_InitStationaryQueue
20  (
    AIX_ACB_PARM          /* Parameter for AIX only - DO NOT follow
                           with a comma */
    int   queue_number,
    ULONG base
25  )
{
    struct STATIONARY_Q *pq;

    pq = &acb.stationary_q[queue_number];

    if (base == 0L)
30      base = STATIONARY_Q_BASE;

    pq->base = base;

    pq->next =
    pq->last = 0;

    base += QUEUE_SIZE;

35  return( base );
}                                     /* end of InitStationaryQueue() */
-----
  
```

-----  
**Table 6:    InitAllStationaryQueues()**  
 -----

```

5  /*
   *    InitAllStationaryQueues()
   *
   *    This function initializes all stationary queue objects for
   *    the DD.
   *    The assumption here is that they *all* are the same size.
10  *    The q_base argument to InitStationaryQueue is set to ZERO the
   *    first time through to indicate that this is the first queue
   *    initialized.
   *    Thereafter, the previous return value from
   *    InitStationaryQueue is fed back to cause the queue ranges
15  *    to be sequential and not overlapping.
   */

void
M_InitAllStationaryQueues
(
20    AIX_VOID_PARM
)
{
    ULONG q_base;
    int    q;

25    q_base = 0L;

    for ( q = 0 ; q < NUM_QUEUES ; ++q )
      q_base = InitStationaryQueue( q, q_base );

    return;
30  }                               /* end of InitAllStationaryQueues()       */
-----

```

-----  
 Table 7:    NowServing()  
 -----

```

5  /*
   *   NowServing()
   *
   *   This function calls the next number of a thread sleeping in
   *   the stationary queue.
   *   A function relinquishing a scarce resource will call this
10  *   routine.
   *   Since some threads may have awakened prematurely (timed out)
   *   and may no longer be holding a number, this function should
   *   continue to call outstanding numbers until some thread
   *   responds or the queue is empty.
15  */

void
M_NowServing
(
  AIX_ACB_PARM          /* Parameter for AIX only - DO NOT follow
20                      with a comma                               */
  int   queue_number
)
{
  struct STATIONARY_Q *pq; /* pointer to the queue of interest */
25  int   num_threads_woke;

  pq = &acb.stationary_q[queue_number];

  /*
   *   While there are numbers left to call, call the next in line
   *   until someone answers or the queue is emptied.
30  */

  while (pq->next != pq->last) {
    num_threads_woke = Run( ++pq->next + pq->base );

    if (num_threads_woke > 0)
      break;
35  }
  return;
}
/* end of NowServing() */
-----

```

-----  
Table 8: GetInLine()  
-----

```

5  /*
   *   GetInLine()
   *
   *   This routine places a thread in the stationary queue.
   *   If a thread wants a scarce resource that is not available, it
   *   calls this routine to get in line for the resource.
10  *   Basically, the thread uses this function to "take a number".
   *   When the number is called, this thread awakens.
   *
   *   It is assumed that interrupts are DISABLED before getting
   *   here so that the wake-up call (Run) does not precede our
15  *   wait (Block).
   *   Interrupts are re-DISABLED upon return from Block.
   *
   *   The return value from Block is passed back out to the caller.
   */

20  int
   M_GetInLine
   (
       AIX_ACB_PARAM          /* Parameter for AIX only - DO NOT follow
                               with a comma */
25  int    queue_number
   )
   {
       struct STATIONARY_Q *pq; /* pointer to the queue of interest */
       int    rc;
30  pq = &acb.stationary_q[queue_number]; /* access the desired
                                           queue */

       /*
        *   Get in at the end of the line. Bump the last counter (take
        *   a number) and sleep on the number taken.
35  */

       rc = Block( ++pq->last + pq->base, -1, INTERRUPTIBLE );

       return( rc );
   }
                                     /* end of GetInLine() */
                                     /* end of statq.c */
40  -----

```



### Advantages over the Prior Art

It is an advantage of the invention that it provides an apparatus and method applicable to any device driver design that serves multiple processes, and to application programs that utilize multiple threads accessing common (shared) scarce resources, such as is the case with device drivers or application programs for multi-tasking operating system, such as OS/2, AIX, UNIX, and Windows 95.

The problem of resource management has typically been solved in one of two ways: (1) free-for-all waking of any and all threads waiting for the scarce resource; or, (2) maintaining a queue structure, typically in the form of a linked list or a FIFO, to enforce order and to enable waking one thread at a time.

The advantage provided by the invention with respect to the first alternative listed above is that it more efficiently uses system CPU resources. If multiple threads are all awakened when a single resource instance becomes available, then only one thread will be satisfied and the others will have to go to sleep (wait) again. This causes excessive churn on the system's process (or thread) run queue. Further, the free-for-all waking of all threads at once does nothing to enforce "fairness". The method and apparatus of the invention wakes waiting threads, one at time, in the exact order in which they began waiting for the resource, minimizing system churn and guaranteeing fairness.

5 The advantage provided by the invention with respect to  
the second alternative listed above is that it is far  
simpler to maintain two trivial counters than to maintain  
any form of linked list structure (the classical method of  
queuing objects of any sort) or a first in first out (FIFO)  
10 buffer. The counters themselves not only indicate the  
presence (and number) of waiting threads, but contain all  
information necessary to wake the threads in order, one at a  
time. No ancillary structures need be consulted nor  
15 additional memory references made in order to create the  
wake-up ID for the next thread in line. Thus, the method  
and apparatus of the invention are far faster and use less  
memory.

#### Alternative Embodiments

15 It will be appreciated that, although specific  
embodiments of the invention have been described herein for  
purposes of illustration, various modifications may be made  
without departing from the spirit and scope of the  
invention. In particular, it is within the scope of the  
20 invention to provide a memory device, such as a transmission  
medium, magnetic or optical tape or disc, or the like, for  
storing signals for controlling the operation of a computer  
according to the method of the invention and/or to structure  
its components in accordance with the system of the  
25 invention.

Accordingly, the scope of protection of this invention is limited only by the following claims and their equivalents.

2025.10.10 10:10:10

## CLAIMS

We claim:

1        1.    A multi-tasking operating system for managing  
2        simultaneous access to scarce or serially re-usable  
3        resources by multiple process threads, comprising:  
  
4                at least one resource;  
  
5                a plurality of threads; and  
  
6                a stationary queue for allocating access to said  
7        resource amongst said threads.

1        2.    A multi-tasking operating system stationary queue for  
2        managing simultaneous access to scarce or serially re-usable  
3        resources by multiple process threads, the stationary queue  
4        comprising:  
  
5                a sleep code routine for generating a unique block  
6                identifier when a process thread temporarily cannot  
7                gain access to said resource and must be suspended; and  
  
8                a wakeup code routine for generating a unique run  
9                identifier when a next thread in line is to be  
10        re-animated and granted access to said resource.

1        3.    The system of claim 2, further comprising:

2            a wait counter for counting the cumulative number of

3            threads that have been temporarily denied the resource;

4            a satisfied counter for counting the cumulative number

5            of threads that have been denied access and

6            subsequently granted access to said resource;

7            said sleep code routine being responsive to said wait

8            counter for generating said run identifier; and

9            said wakeup code routine being responsive to said

10          satisfied counter for generating said run identifier.

1        4.    A method for managing simultaneous access to scarce or

2        serially re-usable resources by multiple process threads,

3        comprising the steps of:

4            responsive to a request for a resource which is not

5            available, creating a block identifier based on the

6            number of threads temporarily denied the resource; and

7            blocking the thread using said block identifier.

1        5.    A method for managing simultaneous access to scarce or  
2        serially re-usable resources by multiple process threads,  
3        comprising the steps of:

4                responsive to a resource becoming available, creating a  
5                run identifier based on the number of threads that have  
6                been first forced to wait and have been subsequently  
7                satisfied; and

8                running the thread using said run identifier.

1       6.    A method for managing simultaneous access to scarce or  
2       serially re-usable resources by multiple process threads,  
3       comprising the steps of:

4               responsive to a request for a resource which is not  
5               available,

6                       creating a block identifier based on the number of  
7                       threads temporarily denied the resource; and

8                       blocking the thread using said block identifier;  
9                       and

10               responsive to a resource becoming available,

11                       creating a run identifier based on the number of  
12                       threads that have been first forced to wait and  
13                       have been subsequently satisfied; and

14               running the thread using said run identifier.

1        7.            A memory device for storing signals for  
2        controlling the operation of a computer to manage  
3        simultaneous access to scarce or serially re-usable  
4        resources by multiple process threads, according to the  
5        steps of

6                responsive to a request for a resource which is not  
7                available,

8                creating a block identifier based on the number of  
9                threads temporarily denied the resource; and

10               blocking the thread using said block identifier;  
11               and

12               responsive to a resource becoming available,

13               creating a run identifier based on the number of  
14               threads that have been first forced to wait and  
15               have been subsequently satisfied; and

16               running the thread using said run identifier.



1        8.        A memory device for storing signals to structure  
2        the components of a digital computer to form a stationary  
3        queue for managing simultaneous access to scarce or serially  
4        re-usable resources by multiple process threads, comprising:

```
5      a sleep code routine for generating a unique block
6      identifier when a process thread temporarily cannot
7      gain access to said resource and must be suspended;
```

```

9      a wakeup code routine for generating a unique run
10     identifier when a next thread in line is to be
11     re-animated and granted access to said resource;

```

```
12      a wait counter for counting the cumulative number of
13      threads that have been temporarily denied the resource;
```

```

14         a satisfied counter for counting the cumulative number
15         of threads that have been denied access and
16         subsequently granted access to said resource;

```

17       said sleep code routine being responsive to said wait  
18       counter for generating said run identifier; and

19       said wakeup code routine being responsive to said  
20       satisfied counter for generating said run identifier.

## STATIONARY QUEUE FOR SCARCE RESOURCE MANAGEMENT

### Abstract of the Disclosure

2644000 73702830

5 A system and method for managing simultaneous access to a scarce or serially re-usable resource by multiple process threads. A stationary queue is provided, including a wait counter for counting the cumulative number of threads that have been temporarily denied the resource; a satisfied counter for counting the cumulative number of threads that have been denied access and subsequently granted access to  
10 said resource; a sleep code routine responsive to the wait counter for generating a run identifier; and a wakeup code routine responsive to the satisfied counter for generating the run identifier.




FIGURE 1

0320484.03449

08/820181




FIGURE 2

2025 RELEASE UNDER E.O. 14176




FIGURE 3

0820181.03449

## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

Atty.Docket No. EN995139

Express Mail #EM286745525

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:  
STATIONARY QUEUE FOR SCARCE RESOURCE MANAGEMENT

the specification of which (check one)

XXX is attached hereto.

\_\_\_\_\_ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_ and was amended on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, section 119 of any foreign application(s) for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

Number	Country	Daty/Month/Year	Priority Claimed
--------	---------	-----------------	------------------

I hereby claim the benefit under Title 35, United States Code, section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States applications in the manner provided by the first paragraph of Title 35, United States Code, section 112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, section 1.56 which occurred between the filing date of the prior application and the national or PCAT international filing date of this application:

Prior U.S. Applications:

Serial No.	Filing Date	Status
------------	-------------	--------

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: David L. Adour, Reg. No. 29,604; Lawrence R. Fraley, Reg. No. 26,885; Richard M. Goldman, Reg. No. 25,585; Arthur J. Samodovitz, Reg. No. 31,297; Bernard Tiegerman, Reg. No. 29,707; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John H. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; and Shelley M Beckstrand, Reg. No. 24,886.

Send all correspondence to: Shelley M Beckstrand, P.C.  
Attorney at Law  
314 Main Street  
Owego, NY 13827  
Direct telephone calls to: (607) 687-9913 [alt: (607) 755-3268]

Inventor: George William Wilhelm, Jr.

Signature: George William Wilhelm Date: 3/14/97  
Residence: 705 Catalina Boulevard, Endwell, New York 13760  
Citizenship: USA  
Post Office Address: Same